


# G7BD 1SPD DIS/UMA 15"

## Intel WLH-U Platform Block Diagram

PCB 6L STACK UP

LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1  
LAYER 4 : IN2  
LAYER 5 : SVCC  
LAYER 6 : IN3  
LAYER 7 : SGND  
LAYER 8 : BOT






## WHL ULT Processor (DDR4)



## WHL ULT Processor (MEM-A)

## WHL ULT Processor (MEM-B)




Layout: DDR Rcomp need follow Intel Spec  
15 mil trance length


<10,11,13,14,15,16,32> +3V\_DEEP\_SUS  
 <10,11,12,13,14,15,17,18,22,25,26,27,28,29,31,32,33,34,35,42,45,46,47> +3V  
 <12,13,15,29,32,33,34,35,38,39,40,41,45,48> +3VS5  
 <2,5,6,41,42> +VCCSTPLL  
 <2,6,35,41> +1.05V  
 <13,15,31,36,49> +BAT\_RTC



## PCH Pull-high/low(CLG)




## For DS3 Sequence





## PLTRST#(CLG)

Check Rise/Fall time less than 100ns




## System PWR\_OK(CLG)





Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed


+VCCSTPLL <2.4,5,41,42>  
 +VCCSA <42,44>  
 +1.2VSUS <3,17,18,39,41>  
 +1.05V\_DEEP\_SUS <9,15,33,40,41>  
 +1.05V <2,35,41>  
 +3VPCU <13,31,34,35,36,38,49>




Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CC_EOP10</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTX</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



For WHL U42 ES2 上件/0122






For WHL U42 ES1 上件/0122




?

?

?









**Processor Strapping**    The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	





# Functional Strap Definitions



**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.







**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.



VGA

WLAN


+BAT\_RTC <4,15,31,36,49>  
 +1.8V\_DEEP\_SUS <15,29,34,40,45,48>  
 +3V <4,10,11,12,14,15,17,18,22,25,26,27,28,29,31,32,33,34,35,42,45,46,47>  
 +3V\_DEEP\_SUS <4,10,11,14,15,16,32>



### CLK\_REQ/Strap Pin(CLG)

PCIE\_CLKREQ\_VGA# R30354 10K 5% 4  
 PCIE\_CLKREQ\_WLAN# R30349 10K 5% 4  
 PCIE\_CLKREQ\_LAN# R30346 10K 5% 4  
 PCIE\_CLKREQ\_CR# R30353 10K 5% 4  
 PCIE\_CLKREQ\_SSD# R30100 10K 5% 4  
 PCIE\_CLKREQ\_Q5# R30352 10K 5% 4


### RTC Clock 32.768KHz



### RTC Circuitry(RTC)


30mils

RTC Power trace width 20mils.




### External Crystal

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.



## WHLake (GPIO)




Board ID6 default High, when device insert will become low


WHL	BOARD_ID[8:7]	Board ID 6	Board ID 5	Board ID 4	BOARD_ID[3:1]	BOARD_ID0
Model	ID8 ID7	ID6	ID5	ID4	ID3 ID2 ID1	ID0
Definition	Reserve (Default = 00)	0: Finger Print 1: Non-Finger Print	0 : AMD 1 : Nvidia GPU setting	0 : 2G VRAM 1 : 4G VRAM	100 : 14" (WHL) 000 : 14" 101 : 15" 1SPD (WHL) 001 : 15 1SPD 110 : 2SPD (WHL) 010 : MAX-Q 111 : 13" (WHL) 011 : 2SPD	0 : UMA 1 : DIS

M.2 CNVI MODES  
LOW-> INTEGRATED CNVI ENABLE  
HIGH-> INTEGRATED CNVI DISABLE



Add cap for RF issue



## HDA Bus(CLG)





close to CPU/1004





























**PLLVDV = 38mA**

**SP\_PLLVDD = 17mA**

**VID\_PLLVDD = 41mA**










**CHANNEL A: 2G GDDR5**

Channel A  
<0-31>

MF=0 Non-mirrored

Channel A  
<32-63>

MF=0 Non-mirrored



<20,21,47> FBVDDQ\_MEM 


QD56~63

QD48~55

QD40~47

QD32~39

GDDR5 256 x 32	Hynix H5GC8H24MJR-R0C	AKG5QGUTW04	AKG5QGUTW03
	Micron MT51J256M32HF-70:A	AKG5QGUTL07	AKG5QGUTL06
	Samsung K4G80325FB-HC28	AKG5QGD509	AKG5QGD508



<b>N16S strap setting</b>	
ROM_SI	VRAM Configuration follow VRAM table
ROM_SD	Stuff 4.98K Pull Up <a href="#">CS14892P826</a>
ROM_SCLK	Stuff 4.98K Pull Down <a href="#">CS14892P826</a>
STRAP0	Stuff 49.9K Pull Up <a href="#">CS14892P810</a>
STRAP1	NC
STRAP2	NC
STRAP3	NC
STRAP4	NC
STRAP5	NC
<b>N17S strap setting</b>	
ROM_SI	Stuff 100K Pull Up <a href="#">CS41002P820</a>
ROM_SD	Stuff 100K Pull Up <a href="#">CS41002P820</a>
ROM_SCLK	Stuff 100K Pull Up and 100K Pull Down <a href="#">CS41002P820</a>
STRAP0	VRAM Configuration follow VRAM table
STRAP1	VRAM Configuration follow VRAM table
STRAP2	VRAM Configuration follow VRAM table
STRAP3	Stuff 100K Pull Down <a href="#">CS41002P820</a>
STRAP4	Stuff 100K Pull Down <a href="#">CS41002P820</a>
STRAP5	Stuff 100K Pull Down <a href="#">CS41002P820</a>

	STRAP2	STRAP1	STRAP0	
Samsung	L	L	L	0x0000
Micron	H	L	L	0x0004
Hynix	H	L	H	0x0005

STRAP[2:0] VRAM Table for N17S-G1 GDDR5 Recommended Memories

RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
0x0	GDDR5 512Mx16 7 GHz	Samsung B die	K4G80325FB-BC28	<a href="#">AKG5QGDTS09</a>	<a href="#">AKG5QGDTS08</a>
0x4	GDDR5 512Mx16 8 GHz	Micron B die	MT51J256M32HF-80:B	<a href="#">AKG5QGUTL24</a>	<a href="#">AKG5QGUTL25</a>
0x5	GDDR5 512Mx16 8 GHz	Hynix A die	H5GC8H24AJR-R2C	<a href="#">AKG5QGUTW15</a>	<a href="#">AKG5QGUTW16</a>

ROM\_SI VRAM Table for N16S-GTR GDDR5 Recommended Memories

ROM_SI	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
0x0	GDDR5 512Mx16 7 GHz	Samsung B die	K4G80325FB-BC28	<a href="#">AKG5QGDTS09</a>	<a href="#">AKG5QGDTS08</a>
0x8	GDDR5 512Mx16 8 GHz	Micron B die	MT51J256M32HF-80:B	<a href="#">AKG5QGUTL24</a>	<a href="#">AKG5QGUTL25</a>
0x9	GDDR5 512Mx16 8 GHz	Hynix A die	H5GC8H24AJR-R2C	<a href="#">AKG5QGUTW15</a>	<a href="#">AKG5QGUTW16</a>














R1055	SAMSUNG	0000	4.98K	CS14892P826
R1046	HYUNIX	1001	100K	CS41002P820




PROJECT : G7BD  
Quanta Computer Inc.



Rev	Document Number	Rev
1.0	24 - VRAM CONFIG	1.0
Date: Wednesday, December 26, 2018   Sheet 24 of 49		






## SPK CONN








Audio Jack





Audio JACK ESD








## USB Board




CN5502  
DFFC30FR148  
51519-03001-v01-30p-I  
51519-0300T-V01




`<4,26,29,32,33,37,38,39,40,41,42,43,45,46,47,48>` +5VSS  
`<4,12,13,15,29,32,33,34,35,38,39,40,41,45,48>` +3VSS  
`<4,10,11,12,13,14,15,17,18,22,25,26,27,28,29,31,32,33,34,35,42,45,46,47>` +3V  
`<29>` +TYPEC\_VBUS




## TYPE C USB2.0 ESD




## KEYBOARD Con.




## KEYBOARD PULL-UP




## KB LIGHT CONN




## Touch Pad



## FAN




## PWR Button & LED & HALL IC





PROJECT : G7BD		
Quanta Computer Inc.		
Size	Document Number	Rev
Custom	33 -- KB/TP/FAN	1A
Date: Wednesday, December 26, 2018   Sheet 31 of 49		

**change to FW 5.6 I**  
**PN:AL009665013**




# SATA HDD & LED


## SATA LED




## Finger print



## Hole




## 34




**WLAN**

The schematic diagram illustrates the WLAN section of the G7BD board, centered around the CN6002 (NFSE0-S6710-TP48) and NGFF EKEY modules. Key components and connections include:

- Power Regulation:**
  - 3VPCU:** Regulated by R124593 (10K\_5%\_4) and Q20A (2N7002KDW).
  - 3V5S:** Regulated by R124593 (10K\_5%\_4) and Q19 (PJA3415).
  - 3V\_WLAN\_P:** Regulated by R124593 (10K\_5%\_4) and Q19 (PJA3415).
  - 5VPCU:** Regulated by R124634 (22\_5%\_8) and Q2036A (2N7002KDW).
  - 1.8V\_DEEP\_SUS:** Regulated by R124636 (2M\_1%\_4) and Q2036B (2N7002KDW).
- Signal Processing:**
  - Q20A (2N7002KDW):** Buffer for CNV\_EN#.
  - Q19 (PJA3415):** Buffer for 3V\_WLAN\_P.
  - Q2036A (2N7002KDW):** Buffer for 5VPCU.
  - Q2036B (2N7002KDW):** Buffer for 1.8V\_DEEP\_SUS.
- Resistors:**
  - R4451 (10K\_5%\_4), R4454 (200K\_5%\_4), R4456 (75K\_1%\_4), R4467 (75K\_1%\_4), R4468 (75K\_1%\_4), R4465 (71.5K\_1%\_4), R4466 (71.5K\_1%\_4), R124593 (10K\_5%\_4), R124590 (20K\_1%\_4), R124598 (20K\_1%\_4), R124634 (22\_5%\_8), R124636 (2M\_1%\_4), R124617 (0.4), R124618 (0.4), R124619 (0.4), R124620 (0.4), R124621 (0.4), R124622 (0.4), R124623 (0.4), R124624 (0.4), R124625 (0.4), R124626 (0.4), R124627 (0.4), R124628 (0.4), R124629 (0.4), R124630 (0.4), R124631 (0.4), R124632 (0.4), R124633 (0.4), R124634 (0.4), R124635 (0.4), R124636 (0.4), R124637 (0.4), R124638 (0.4), R124639 (0.4), R124640 (0.4), R124641 (0.4), R124642 (0.4), R124643 (0.4), R124644 (0.4), R124645 (0.4), R124646 (0.4), R124647 (0.4), R124648 (0.4), R124649 (0.4), R124650 (0.4), R124651 (0.4), R124652 (0.4), R124653 (0.4), R124654 (0.4), R124655 (0.4), R124656 (0.4), R124657 (0.4), R124658 (0.4), R124659 (0.4), R124660 (0.4), R124661 (0.4), R124662 (0.4), R124663 (0.4), R124664 (0.4), R124665 (0.4), R124666 (0.4), R124667 (0.4), R124668 (0.4), R124669 (0.4), R124670 (0.4), R124671 (0.4), R124672 (0.4), R124673 (0.4), R124674 (0.4), R124675 (0.4), R124676 (0.4), R124677 (0.4), R124678 (0.4), R124679 (0.4), R124680 (0.4), R124681 (0.4), R124682 (0.4), R124683 (0.4), R124684 (0.4), R124685 (0.4), R124686 (0.4), R124687 (0.4), R124688 (0.4), R124689 (0.4), R124690 (0.4), R124691 (0.4), R124692 (0.4), R124693 (0.4), R124694 (0.4), R124695 (0.4), R124696 (0.4), R124697 (0.4), R124698 (0.4), R124699 (0.4), R124700 (0.4), R124701 (0.4), R124702 (0.4), R124703 (0.4), R124704 (0.4), R124705 (0.4), R124706 (0.4), R124707 (0.4), R124708 (0.4), R124709 (0.4), R124710 (0.4), R124711 (0.4), R124712 (0.4), R124713 (0.4), R124714 (0.4), R124715 (0.4), R124716 (0.4), R124717 (0.4), R124718 (0.4), R124719 (0.4), R124720 (0.4), R124721 (0.4), R124722 (0.4), R124723 (0.4), R124724 (0.4), R124725 (0.4), R124726 (0.4), R124727 (0.4), R124728 (0.4), R124729 (0.4), R124730 (0.4), R124731 (0.4), R124732 (0.4), R124733 (0.4), R124734 (0.4), R124735 (0.4), R124736 (0.4), R124737 (0.4), R124738 (0.4), R124739 (0.4), R124740 (0.4), R124741 (0.4), R124742 (0.4), R124743 (0.4), R124744 (0.4), R124745 (0.4), R124746 (0.4), R124747 (0.4), R124748 (0.4), R124749 (0.4), R124750 (0.4), R124751 (0.4), R124752 (0.4), R124753 (0.4), R124754 (0.4), R124755 (0.4), R124756 (0.4), R124757 (0.4), R124758 (0.4), R124759 (0.4), R124760 (0.4), R124761 (0.4), R124762 (0.4), R124763 (0.4), R124764 (0.4), R124765 (0.4), R124766 (0.4), R124767 (0.4), R124768 (0.4), R124769 (0.4), R124770 (0.4), R124771 (0.4), R124772 (0.4), R124773 (0.4), R124774 (0.4), R124775 (0.4), R124776 (0.4), R124777 (0.4), R124778 (0.4), R124779 (0.4), R124780 (0.4), R124781 (0.4), R124782 (0.4), R124783 (0.4), R124784 (0.4), R124785 (0.4), R124786 (0.4), R124787 (0.4), R124788 (0.4), R124789 (0.4), R124790 (0.4), R124791 (0.4), R124792 (0.4), R124793 (0.4), R124794 (0.4), R124795 (0.4), R124796 (0.4), R124797 (0.4), R124798 (0.4), R124799 (0.4), R124800 (0.4), R124801 (0.4), R124802 (0.4), R124803 (0.4), R124804 (0.4), R124805 (0.4), R124806 (0.4), R124807 (0.4), R124808 (0.4), R124809 (0.4), R124810 (0.4), R124811 (0.4), R124812 (0.4), R124813 (0.4), R124814 (0.4), R124815 (0.4), R124816 (0.4), R124817 (0.4), R124818 (0.4), R124819 (0.4), R124820 (0.4), R124821 (0.4), R124822 (0.4), R124823 (0.4), R124824 (0.4), R124825 (0.4), R124826 (0.4), R124827 (0.4), R124828 (0.4), R124829 (0.4), R124830 (0.4), R124831 (0.4), R124832 (0.4), R124833 (0.4), R124834 (0.4), R124835 (0.4), R124836 (0.4), R124837 (0.4), R124838 (0.4), R124839 (0.4), R124840 (0.4), R124841 (0.4), R124842 (0.4), R124843 (0.4), R124844 (0.4), R124845 (0.4), R124846 (0.4), R124847 (0.4), R124848 (0.4), R124849 (0.4), R124850 (0.4), R124851 (0.4), R124852 (0.4), R124853 (0.4), R124854 (0.4), R124855 (0.4), R124856 (0.4), R124857 (0.4), R124858 (0.4), R124859 (0.4), R124860 (0.4), R124861 (0.4), R124862 (0.4), R124863 (0.4), R124864 (0.4), R124865 (0.4), R124866 (0.4), R124867 (0.4), R124868 (0.4), R124869 (0.4), R124870 (0.4), R124871 (0.4), R124872 (0.4), R124873 (0.4), R124874 (0.4), R124875 (0.4), R124876 (0.4), R124877 (0.4), R124878 (0.4), R124879 (0.4), R124880 (0.4), R124881 (0.4), R124882 (0.4), R124883 (0.4), R124884 (0.4), R124885 (0.4), R124886 (0.4), R124887 (0.4), R124888 (0.4), R124889 (0.4), R124890 (0.4), R124891 (0.4), R124892 (0.4), R124893 (0.4), R124894 (0.4), R124895 (0.4), R124896 (0.4), R124897 (0.4














# Acoustic Solution




## EMI suggestion to reserve







+VIN <25,31,36,37,38,39,43,44,46,47>  
 +3VS5 <4,12,13,15,29,32,33,34,35,38,39,41,45,48>  
 +5VS5 <4,26,29,30,32,33,37,38,39,41,42,43,45,46,47,48>  
 +1.05V\_DEEP\_SUS <9,15,33,41>  
 +1.8V\_DEEP\_SUS <13,15,29,34,45,48>  
 MAINON <34,35,39,41,45>  
 +1.5V




Vo	Rton
0.95V	82k
1V	84.5k
1.05V	95.3k
1.35V	113k
1.5V	127k

	1.91K	CS21912FB13	0.95V
SKL/KBL		CS22612FB15	1V
CNL/CFL/WHL	3.16K	CS23162FB04	1.05V

1.8VS5 +/- 3%

TDC: 3A

EDP: 4A



PROJECT : G7BD  
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.0V/+1.8V_DEEP_SUS	1A
Date:	Wednesday, December 26, 2018   Sheet 40 of 49	

**Volume Segment**

**SKY/KBY-U22/U42/U23e**  
**KBY-G/WHL-U**  
**Vcc\_IO: 3.4A/1V**  
**Stuff PU601**

**Volume Segment**

**SKY/KBY-H 22/42/44e**  
**Vcc\_IO: 5.5A/0.95V**  
**Stuff PU601 & merge 1V\_deep\_sus**



**Volume Segment**

**CNL U22**  
**Vcc\_IO: 5.1A/0.95V**  
**Vcc\_IO: Can merge +1.05V\_deep\_sus**  
**Unstuff PU603**  
**Unstuff PU601**

**Default setting****Volume Segment**


**CFL H6/H4**  
**Vcc\_IO: 6.4A/0.95V**  
**Stuff PU603**  
**Unstuff PU601**

**<= 240us, full load ready**  
**TDC:0.26A**




**Volume Segment**  
**Vcc\_ST: 0.19A**  
**Vcc\_PLL: 0.19A**

**<= 10ms, full load ready**  
**(Vcc\_ST+Vcc\_PLL)**



**Volume Segment**  
**Vcc\_STG: 0.02A**  
**Vcc\_IO: 4.06A**

**<= 10ms full load ready**




**Imax:0.02A**




**PROJECT : G7BD**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>+1.0V/+VCCSTPLL</b>	Rev 1A
Date: Wednesday, December 26, 2018   Sheet 41 of 49		







WHL U42: +VCC\_CORE  
2\*330uF/9m+33\*22uF MLCC (total with EE)







+VIN <25,31,36,37,38,39,40,43,46,47>  
 +5VSS <4,26,29,30,32,33,37,38,39,40,41,42,43,45,46,47,48>  
 +VCCSA <6,42>  
 +VCCGT <7,42>











+VIN <25,31,36,37,38,39,40,43,44,46>  
+5VS5 <4,26,29,30,32,33,37,38,39,40,41,42,43,45,46,48>  
FBVDDQ\_MEM <20,21,23>





	R1			PU1.8V	Rc	Rd
N17P N17S	6.65K	CS26652FB06	1V	Unstuff	Unstuff	Stuff
N16S GTR	7.5K	CS27502FB11	1.05V	Unstuff	Stuff	Unstu





Size Custom	Document Number <b>STORAGE MODE</b>	Rev 1A
Date: Wednesday, December 26, 2018   Sheet 49 of 49		